We developed self-aligned imprint lithography ͑SAIL͒ for top-gate amorphous silicon ͑a-Si͒ thin-film transistors ͑TFTs͒. Our SAIL process enables a device pattern definition in a single imprint step that uses a three-level mold. The various levels of the mold are defined by a stepwise opening of a chromium hardmask and subsequent dry-etching. For TFT fabrication we imprint, and consecutively etch the imprint resist levels and device layers. The imprinted top-gate a-Si TFTs have nickel silicide source/drain self-aligned to the gate with mobilities of ϳ0.4 cm 2 / V s.
To keep the cost of large-area circuitry on flexible substrates low, eventually roll-to-roll ͑R2R͒ processes based on imprint lithography must be used. 7, 8 These require even more advanced approaches to self-alignment. A particularly attractive technique is the self-aligned imprint lithography ͑SAIL͒ introduced by Mei et al. 9, 10 SAIL is applied to conventional bottom-gate transistors, which dominate TFT backplanes. Top-gate TFTs with competitive performance have been demonstrated recently. 11 With their minimal overlap between gate and source/drain ͑S/D͒ electrodes and potentially short channels, these offer an attractive alternative for high-speed, low-power TFT circuitry, 12 and make step coverage less demanding. 13 Therefore we introduce a SAIL process for the fabrication of top-gate TFTs that can be employed in R2R processing on large, flexible substrates. First we describe the mold design and fabrication. Then we fabricate top-gate a-Si TFTs by SAIL.
In SAIL, a multilevel mold encodes the geometric information of all device layers, including their alignment, in a three-dimensional imprinted mask. Each elevation is the equivalent of a photolithographic mask. Thus all mask levels are transferred in a single imprinting step. SAIL has an additional advantage; any deformation or distortion of the substrate during processing will equally affect all device layers and the imprinted mask, preserving layer-to-layer alignment. SAIL will eventually enable the fabrication of devices with submicrometer channel lengths on large, dimensionally unstable substrates.
A mold creating a three-level resist topography is sufficient for the definition of our top-gate TFT structure by SAIL, which means a reduction by one level from bottomgate devices. Layout and fabrication steps of the three-level mold are summarized in Fig. 1 60 nm thermally evaporated chromium ͑Cr͒. The three-level relief of the mold is realized by a stepwise, wet-chemical removal of Cr areas defined by photolithography and subsequent reactive-ion etching ͑RIE͒ of the exposed SiO 2 . The first pattern transfer defines the gate structure ͓Fig. 1͑a͔͒. The SiO 2 is etched with a CF 4 :H 2 plasma, optimized for vertical sidewalls. 11 The first etch depth is d 1 . The second photolithography defines the S/D areas ͓Fig. 1͑b͔͒. During the RIE transfer of this second mask layer to an etch depth d 2 , the Cr free regions defined in the first lithographic step remain unprotected ͓Fig. 1͑c͔͒. Thus, after the second etch step, the structures defined by the first pattern transfer are etched to a total depth of d 1 + d 2 ͓Fig. 1͑d͔͒, where d 1 and d 2 are typically 350 nm each. This Cr hardmask approach guarantees perfect alignment ͑ = self-alignment͒ of S/D to gate boundaries. Finally, the remaining Cr layer is wet-chemically etched off the mold surface ͓Fig. 1͑e͔͒. The scanning electron micrograph in Fig. 1͑f͒ shows the three levels of the mold, demonstrating the cross-over of the gate and S/D structures with vertical sidewalls and gapless intersection. Prior to imprinting, the mold surface is made hydrophobic by spincoating the BGL-GZ-83 antisticking layer, which facilitates an easy, nondestructive release of the mold from the resist. 14 The mold is now ready for use.
We start SAIL device fabrication by depositing the TFT stack on a 1.1-mm-thick Corning 1737 glass slide by PECVD. The device layers are deposited without breaking the vacuum in a four-chamber PECVD system at pressure and temperature of 500 mTorr and 250°C, respectively. First the 100 nm intrinsic a-Si channel layer is deposited from SiH 4 . Then the 180 nm SiN x gate dielectric layer is deposited from a gas mixture of SiH 4 :NH 3 . Finally, 40 nm Cr gate metal are thermally evaporated.
A NX-2000 nanoimprinter imprints the three-level mold at about 14 bar into a spin-coated, photocurable resist, followed by UV exposure. The three-level resist topography defines the field insulator, S/D, and gate regions. Homogeneous imprints, each containing 256 TFT structures, are achieved over the entire mold area of 1.5ϫ 1.5 in.
2 . Pattern transfer into the deposited TFT stack starts with the etching of the residual resist layer at level 0, exposing the field insulator ͓Fig. 2͑a͔͒. The ability of anisotropically etching the resist is of crucial importance to keep pattern fidelity during SAIL processing. Therefore we use the silica-based NXR-2010 resist ͑Nanonex͒ and a CHF 3 plasma at low gas flow, pressure and power. TFTs are isolated by RIE of all three device layers, using the remaining resist levels 1 and 2 as etch mask ͓Fig. 2͑b͔͒. First the Cr layer is removed by a short O 2 descum and a subsequent Cl 2 :O 2 plasma etch, followed by a 4 min water rinse to reduce metal chloride content on the exposed SiN x surface. 15 Then the SiN x layer is etched in a CF 4 :O 2 plasma. Finally, the a-Si is plasma etched in SF 6 and CCl 2 F 2 .
For S/D and gate stack definition ͑Cr gate metal and SiN x gate dielectric͒, the imprint resist is thinned down by a CHF 3 plasma to expose the Cr layer in the S/D area ͓Fig. 2͑c͔͒. Now the Cr layer is removed by using level 2, containing the gate information, as etch mask ͓Fig. 2͑d͔͒. Note, that SAIL needs no further pattern definition step for S/D to gate alignment. After stripping the imprint resist, the SiN x that covers the a-Si in the S/D area is etched by using the Cr gate as hard etch mask ͓Fig. 2͑e͔͒. To prevent underetching of the SiN x gate dielectric, the CF 4 :H 2 plasma is optimized for vertical sidewalls. 11 Underetching breaks the electrical contact between S/D and the accumulation layer in the channel. Finally, a 30 nm nickel ͑Ni͒ layer blanket is deposited. It reacts to Ni silicide with the intrinsic a-Si of the S/D area during an anneal step at 280°C in N 2 ambient for 1 h 30 min. The unreacted Ni is removed in a wet-etch of HNO 3 : HCl: H 2 O =1:5:3 ͓Fig. 2͑f͔͒. Due to the vertical SiN x gate dielectric sidewalls, the Ni silicide S/D electrodes are perfectly aligned ͑ = self-aligned͒ to the gate. Ni was chosen because the silicidation temperature of 280°C is compatible with several plastic substrates for flexible electronics. [16] [17] [18] The top-gate TFTs are Schottky-contact devices. Such devices, fabricated by standard photolithography, were characterized and described in detail in Ref. 11. Our SAIL defined transistors have gate widths ͑W͒ and lengths ͑L͒ ranging from 10 m to 160 m and 5 m to 80 m, respectively. The inset of Fig. 3 shows an optical micrograph of the top-gate TFT. The dc transfer characteristics of an a-Si top-gate TFT with W / L=80 m / 40 m is shown in Fig. 3 yield was about 20%. While Fig. 3 clearly demonstrates the feasibility of SAIL for top-gate a-Si TFT fabrication, the device performance must be improved for practical application. At present we are studying an alternative material for gate insulator, with the goal of reducing defect density and edge current, and thereby increase TFT performance and yield.
We have designed and fabricated a multilevel imprint mold in a two-step photolithography and RIE process. We use this mold for SAIL fabrication of top-gate a-Si TFTs with Ni silicide S/D self-aligned to the gate. The inherent selfalignment of sequentially patterned device layers by SAIL and the low processing temperatures make the presented process transferable to a fabrication on flexible plastic substrates. The concept of encoding multiple structural information into a single imprint mold for dimensionally unstable substrates clearly expands the perspective of imprint lithography.
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